



## MICROPROCESSOR

## 2650 SERIES

Manufacturer reserves the right to make design and process changes and improvements.

### DESCRIPTION

The 2650A, A-1, B and B-1 are additional members of the Signetics family of 8 bit, NMOS microprocessors.

The 2650A is a functional equivalent of the 2650 with a new mask design which provides improved device operating margins.

The 2650A-1 is a high speed version of the 2650A.


The 2650B is a variation of the 2650A microprocessor. Features have been added to the original 2650A to make the 2650B more powerful and easier to use.

The 2650B-1 is a high speed version of the 2650B.

### FEATURES

- Static 8 bit parallel NMOS microprocessor
- Single power supply of +5 volts
- TTL level single phase clock
- TTL compatible inputs and outputs
- Variable length instructions of 1, 2 or 3 bytes
- 32K byte addressing range
- Coding efficiency with multiple addressing modes
- Synchronous or asynchronous memory and I/O interface
- Interfaces directly with industry standard memories
- Single bit serial I/O path
- Seven 8 bit addressable general purpose registers
- Vectored interrupt
- Subroutine return address stack

### PIN CONFIGURATION



NOTE  
1. For 2650B and 2650B-1 pin 15 is  $\overline{\text{BEN}}$  and pin 25 is CYLAST

### ORDERING CODE (All Device Types Operate Over 0°C to 70°C Temperature Range)

PACKAGES	CYCLE TIME	
	1.5 $\mu\text{s}$	2.4 $\mu\text{s}$
Ceramic DIP	2650A-1I • 2650B-1I	2650AI • 2650BI
Plastic DIP	2650A-1N • 2650B-1N	2650AN • 2650BN

### MICROPROCESSOR BLOCK DIAGRAM




Figure 1

## PIN DESIGNATION

MNEMONIC	NUMBER	NAME	TYPE	FUNCTION
ADR0-ADR12	14-2	Address lines	O	Low order memory address lines for instruction or operand fetch. ADR0 is the least significant bit and ADR12 is the most significant bit. ADR0 through ADR7 are also used as the I/O device address for extended I/O instructions.
ADR13-E/ $\overline{NE}$	19	Address 13- Extended/Non extended	O	Low order memory page address line during memory reference instructions. For I/O instructions this line discriminates between extended and non-extended I/O instructions.
ADR14-D/ $\overline{C}$	18	Address 14- Data/Control	O	High order memory page address line during memory reference instructions. It also serves as the I/O device address for non-extended I/O instructions.
$\overline{ADREN}$	15	Address enable (2650A, 2650A-1)	I	Active low input allowing 3-state control of the address bus ADR0-ADR12.
$\overline{BEN}$	15	Bus enable (2650B, 2650B-1)	I	Active low input allowing 3-state control of the address bus ADR0 through ADR14, data bus DBUS0 through DBUS7, WRP, $\overline{R}/\overline{W}$ , M/ $\overline{IO}$ and OPREQ.
DBUS0-DBUS7	33-26	Data bus	I/O	These lines provide communication between the CPU, Memory, and I/O devices for instruction and data transfers.
$\overline{DBUSEN}$	25	Data bus enable (2650A, 2650A-1)	I	This active low input allows tri-state control of the data bus.
CYLAST	25	Cycle last (2650B, 2650B-1)	O	Active high output indicates that the associated machine cycle is the last cycle of the instruction currently being executed.
OPREQ	24	Operation request	O	Indicates to external devices that all address, data and control information is valid.
$\overline{OPACK}$	36	Operation acknowledge	I	Active low input indicating completion of an external operation. This allows asynchronous functioning of external devices.
M/ $\overline{IO}$	20	Memory/input-output	O	Indicates whether the current operation references memory or I/O.
$\overline{R}/\overline{W}$	23	Read/Write	O	Indicates a read or a write operation.
WRP	22	Write pulse	O	This is a timing signal from the 2650 that provides a positive-going pulse during each requested write operation (memory or I/O) and a high level during read operations.
SENSE	1	Sense	I	The sense bit in the PSU reflects the logic state of the sense input to the processor at pin # 1.
FLAG	40	Flag	O	The flag bit in the PSU is tied to a latch that drives the flag output at pin #40.
$\overline{INTREQ}$	17	Interrupt request	I	This active low input line indicates to the processor that an external device is requesting service. The processor will recognize this signal at the end of the current instruction if the interrupt inhibit status bit is zero.
INTACK	34	Interrupt acknowledge	O	This line indicates that the 2650 is ready to receive the interrupt vector (relative address byte) from the interrupting device.
$\overline{PAUSE}$	37	Pause	I	This active low input is used to suspend processor operation at the end of the current instruction.
RUN/ $\overline{WAIT}$	35	Run/Wait	O	This output is a processor status indicator. During normal operation this line is high. If the processor is halted either by executing a halt instruction or by a low input on the pause line, the run/wait line will go low.
RESET	16	Reset	I	Resets the instruction address register to zero. Clears interrupt inhibit (2650A). Sets interrupt inhibit (2650B).
CLOCK	38	Clock	I	A positive going pulse train that determines the instruction execution time.
VCC	39	+5V	I	+5V power
GND	21	GND	I	Ground

**FUNCTIONAL DESCRIPTION**

The 2650 series processors are general purpose, single chip, fixed instruction set, parallel 8-bit binary processors. A general purpose processor can perform any data manipulations through execution of a stored sequence of machine instructions. The processor has been designed to closely resemble conventional binary computers, but executes variable length instructions of one to three bytes in length.

The 2650 series contains a total of seven general purpose registers, each eight bits long. They may be used as source or destination for arithmetic operations, as index registers, and for I/O transfers.

The processor can address up to 32,768 bytes of memory in four pages of 8,192 bytes each. The processor instructions are one, two, or three bytes long, depending on the instruction. Variable length instructions tend to conserve memory space since a one-or-two byte instruction may often be used rather than a three byte instruction. The first byte of each instruction always specifies the operation to be performed and the addressing mode to be used. Most instructions use six of the first eight bits for this purpose, with the remaining two bits forming the register field. Some instructions use the full eight bits as an operation code.

The data bus and address signals are tri-state to provide convenience in system design. Memory and I/O interface signals are asynchronous so that direct memory access (DMA) and multiprocessor operations are easy to implement.

The block diagram for the 2650 series (figure 1) shows the major internal components and the data paths that interconnect them. In order for the processor to execute an instruction, it performs the following general steps:

1. The instruction address register provides an address for memory.
2. The first byte of an instruction is fetched from memory and stored in the instruction register.
3. The instruction register (IR) is decoded to determine the type of instruction and the addressing mode.
4. If an operand from memory is required, the operand address is resolved and loaded into the operand address register.
5. The operand is fetched from memory and the operation is executed.
6. The first byte of the next instruction is fetched.

The instruction register holds the first byte of each instruction and directs the subsequent operations required to execute each

instruction. The IR contents are decoded and used in conjunction with the timing information to control the activation and sequencing of all the other elements on the chip. The holding register is used in some multiple-byte instructions to contain further instruction information and partial absolute addresses.

The arithmetic logic unit (ALU) is used to perform all of the data manipulation operations, including load, store, add, subtract, AND, inclusive OR, exclusive OR, compare, rotate, increment and decrement. It contains and controls the carry bit, the overflow bit, the interdigit carry and the condition code register.

The register stack contains six registers that are organized into two banks of three registers each. The register select bit picks one of the two banks to be accessed by instructions. In order to accommodate the register-to register instructions, register zero (R0) is outside the array. Thus, register zero is always available along with one set of three registers.

The address adder is used to increment the instruction address and to calculate relative and indexed addresses.

The instruction address register holds the address of the next instruction byte to be

accessed. The operand address register stores operand addresses and sometimes contains intermediate results during effective address calculations.

The return address stack (RAS) is a last in, first out (LIFO) storage which receives the return address whenever a branch-to-subroutine instruction is executed. When a return instruction is executed, the RAS provides the last return address for the processor's IAR. The stack contains eight levels of storage so that subroutines may be nested up to eight levels deep. The stack pointer is a three bit wraparound counter that indicates the next available level in the stack. It always points to the current address.

**PROGRAM STATUS WORD**

The program status word (PSW) is a major feature of the 2650 which greatly increases its flexibility and processing power. The PSW is a special purpose register within the processor that contains status and control bits.

It is divided into two bytes called the program status upper (PSU) and program status lower (PSL). The PSW bits may be tested, loaded, stored, preset, or cleared using the instructions which affect the PSW. The bits are utilized as shown in table 1.

**Table 1 PROGRAM STATUS WORD**

PSU0,1,2	SP	Pointer for the return address stack.
PSU3,4	UF 1,2	Setable testable user flags in 2650B, B-1. In 2650A, A-1, these bits are always zero.
PSU5	II	Used to inhibit recognition of additional Interrupts.
PSU6	F	Flag is a latch directly driving the flag output.
PSU7	S	Sense equals the state of the sense input.
PSL0	C	Carry stores any carry from the high-order bit of ALU.
PSL1	COM	Compare determines if a logical or arithmetic comparison is to be made.
PSL2	OVF	Overflow is set if a two's complement overflow occurs.
PSL3	WC	With carry determines if the carry is used in arithmetic and rotate instructions.
PSL4	RS	Register select identifies which bank of 3 GP registers is being used.
PSL5	IDC	Inter digit carry stores the bit-3 to bit-4 carry in arithmetic operations.
PSL6,7	CC	Condition code is affected by compare, test and arithmetic instructions.

**PSU**

7	6	5	4	3	2	1	0
S	F	II	UF1	UF2	SP2	SP1	SP0

- S Sense
- F Flag
- II Interrupt inhibit
- UF1 User flag 1
- UF2 User flag 2
- SP2 Stack pointer two
- SP1 Stack pointer one
- SP0 Stack pointer zero

**PSL**

7	6	5	4	3	2	1	0
CC1	CC0	IDC	RS	WC	OVF	COM	C

- CC1 Condition code one
- CC0 Condition code zero
- IDC Interdigit carry
- RS Register bank select
- WC With/without carry
- OVF Overflow
- COM Logical arithmetic compare
- C Carry/borrow

### INPUT/OUTPUT INTERFACE

The 2650 series microprocessor has a set of versatile I/O instructions and can perform I/O operations in a variety of ways. One- and two-byte I/O instructions are provided, as well as a special single-bit I/O facility. The I/O modes provided by the 2650 are designated as data, control, and extended I/O.

Data or control I/O instructions, also called non-extended I/O instructions, are one byte long. Any general purpose register can be used as the source or destination. A special control line indicates if either a data or control instruction is being executed.

Extended I/O is a two-byte read or write instruction. Execution of an extended I/O instruction will cause an 8-bit address, taken from the second byte of the instruction, to be placed on the low order eight address lines. The data, which can originate or terminate with any general purpose register, is placed on the data bus. This type of I/O can be used to simultaneously select a device and send data to it.

Memory reference instructions that address data outside of physical memory may also be used for I/O operations. When an instruction is executed, the address may be decoded by the I/O device rather than memory.

### MEMORY INTERFACE

The memory interface consists of the address bus, the 8-bit data bus and several

signals that operate in an interlocked or handshaking mode.

The write pulse signal is designed to be used as a memory strobe signal for any memory type. It has been particularly optimized to be used as the chip enable or read/write signal.

### INTERRUPT HANDLING CAPABILITY

The 2650 series has a single level hardware vectored interrupt capability. When an interrupt occurs, the processor finishes the current instruction and sets the interrupt inhibit bit in the PSW. The processor then executes a branch to subroutine relative to location zero (ZBSR) instruction and sends out interrupt acknowledge and operation request signals. On receipt of the INTACK signal, the interrupting device inputs an 8-bit address, the interrupt vector, on the data bus. The relative and relative indirect addressing modes combined with this 8-bit address allow interrupt service routines to begin at any addressable memory location.

### INSTRUCTION SET

It may be seen from examination of the 2650 instruction set that there are many powerful instructions which are all easily understood and are typical of larger computers. There are one-, two-, and three-byte instructions as a result of the multiplicity of addressing modes. See table 2 for a complete listing and figure 2 for instruction formats.

Automatic incrementing or decrementing of an index register is available in the arithmetic indexed instructions. All of the branch instructions except indexed branching can be conditional.

Register-to-register instructions are one byte; register-to-storage instructions are two or three bytes long. The two-byte register-to-memory instructions are either immediate or relative addressing types.

### SUMMARY OF DIFFERENCES BETWEEN 2650A/2650A-1 AND 2650B/2650B-1

1. Pin out: 2650B and 2650A differ in two pin functions. In the 2650B, pin 15 becomes bus enable and pin 25 becomes cycle last.
2. Program status word upper: PSU bits 3 and 4 are settable, testable user flags in the 2650B/B-1. These bits are always zero in the 2650A/A-1.
3. Instruction set: Two instructions have been added to the 2650B/B-1 to facilitate saving and restoring the program status lower during interrupt processing. These are: LDPL-Load program status lower from memory, and STPL-Store program status lower from memory.
4. Instruction execution time: Certain Z-format instructions in the 2650B/B-1 execute in 1 cycle rather than 2. These are: LODZ, SUBZ, COMZ, STRZ, IORZ, ANDZ, ADDZ and EORZ.

**Table 2 INSTRUCTION SET SUMMARY**

	MNE-MONIC	DESCRIPTION OF OPERATION	OP CODE R or CC				PSW BITS AFFECTED						FORMAT			NOTE			
			3	2	1	0	CC	IDC	C	OVF	SP	II	F	BYTES	CYCLES		(Figure 2)		
LOAD/STORE	LOD	Z	Load register zero	03	02	01	—	•								1	2	Z	1,12
		I	Load immediate	07	06	05	04	•								2	2	I	1
		R	Load relative	0B	0A	09	08	•								2	3	R	1,6
		A	Load absolute	0F	0E	0D	0C	•								3	4	A	6
	STR	Z	Store register zero	C3	C2	C1	—	•								1	2	Z	1,12
		R	Store relative	CB	CA	C9	C8									2	3	R	6
A		Store absolute	CF	CE	CD	CC									3	4	A	6	
ARITHMETIC	ADD	Z	Add to register zero w/wo carry	83	82	81	80	•	•	•	•					1	2	Z	1,12
		I	Add immediate w/wo carry	87	86	85	84	•	•	•	•					2	2	I	1
		R	Add relative w/wo carry	8B	8A	89	88	•	•	•	•					2	3	R	1,6
		A	Add absolute w/wo carry	8F	8E	8D	8C	•	•	•	•					3	4	A	1,6
	SUB	Z	Subtract from register zero w/wo borrow	A3	A2	A1	A0	•	•	•	•					1	2	Z	1,12
		I	Subtract immediate w/wo borrow	A7	A6	A5	A4	•	•	•	•					2	2	I	1
		R	Subtract relative w/wo borrow	AB	AA	A9	A8	•	•	•	•					2	3	R	1,6
	DAR	A	Subtract absolute w/wo borrow	AF	AE	AD	AC	•	•	•	•					3	4	A	1,6
		Decimal adjust register	97	96	95	94	•								1	3	Z	1,10	
LOGICAL	AND	Z	AND to register zero	43	42	41	—	•							1	2	Z	1,12	
		I	AND immediate	47	46	45	44	•							2	2	I	1	
		R	AND relative	4B	4A	49	48	•								2	3	R	1,6
		A	AND absolute	4F	4E	4D	4C	•								3	4	A	1,6
	IOR	Z	Inclusive-OR to register zero	63	62	61	60	•								1	2	Z	1,12
		I	Inclusive-OR immediate	67	66	65	64	•								2	2	I	1
		R	Inclusive-OR relative	6B	6A	69	68	•								2	3	R	1,6
	EOR	A	Inclusive-OR absolute	6F	6E	6D	6C	•								3	4	A	1,6
		Z	Exclusive-OR to register zero	23	22	21	20	•								1	2	Z	1,12
		I	Exclusive-OR immediate	27	26	25	24	•								2	2	I	1
COM	R	Exclusive-OR relative	2B	2A	29	28	•								2	3	R	1,6	
	A	Exclusive-OR absolute	2F	2E	2D	2C	•								3	4	A	1,6	
ROTATE/COMPARE	COM	Z	Compare to register zero arithmetic/logical	E3	E2	E1	E0	•							1	2	Z	2,12	
		I	Compare immediate arithmetic/logical	E7	E6	E5	E4	•							2	2	I	3	
		R	Compare relative arithmetic/logical	EB	EA	E9	E8	•								2	3	R	3,6
		A	Compare absolute arithmetic/logical	EF	EE	ED	EC	•								3	4	A	3,6
	RRR	Rotate register w/wo carry	53	52	51	50	•	•	•	•					1	2	Z	1	
	RRL	Rotate register left w/wo carry	D3	D2	D1	D0	•	•	•	•					1	2	Z	1	

**NOTES**

1. Condition code (CC1, CC0): 01 if positive, 00 if zero, 10 if negative.
2. Condition code (CC1, CC0): 01 if RO > r, 00 if RO = r, 10 if RO < r.
3. Condition code (CC1, CC0): 01 if r > V, 00 if r = V, 10 if r < V.
4. Condition code (CC1, CC0): 00 if all selected bits are 1s, 10 if not all the selected bits are 1s.
5. Index register must be register 3 or 3'.
6. Requires two additional cycles if indirection is specified.
7. Requires two additional cycles if indirection is specified and branch is taken.
8. Specify CC = 11 for unconditional branch.
9. RS, WC and COM bits in PSW are also affected.
10. CC assumes number in register is a binary number.
11. 2650B, 2650B-1 only.
12. For 2650B, 2650B-1, execution requires one cycle.

**Table 2 INSTRUCTION SET SUMMARY (Cont'd)**

	MNE-MONIC	DESCRIPTION OF OPERATION	OP CODE R or CC				PSW BITS AFFECTED						FORMAT		NOTE				
			3	2	1	0	CC	IDC	C	OVF	SP	II	F	BYTES		CYCLES (Figure 2)			
BRANCH	BCT	R	Branch on condition true relative	1B	1A	19	18								2	3	R	7,8	
		A	Branch on condition true absolute	1F	1E	1D	1C									3	3	B	7,8
	BCF	R	Branch on condition false relative	—	9A	99	98								2	3	R	7	
		A	Branch on condition false absolute	—	9E	9D	9C								3	3	B	7	
	BRN	R	Branch on register non-zero relative	5B	5A	59	58								2	3	R	7	
		A	Branch on register non-zero absolute	5F	5E	5D	5C								3	3	B	7	
	BIR	R	Branch on incrementing register relative	DB	DA	D9	D8								2	3	R	7	
		A	Branch on incrementing register absolute	DF	DE	DD	DC								3	3	B	7	
	BDR	R	Branch on decrementing register relative	FB	FA	F9	F8								2	3	R	7	
		A	Branch on decrementing register absolute	FF	FE	FD	FC								3	3	B	7	
ZBRR		Zero branch relative, unconditional	9B	—	—	—								2	3	ER	6		
BXA		Branch indexed absolute, unconditional	9F	—	—	—								3	3	EB	5,6		
SUBROUTINE BRANCH/RETURN	BST	R	Branch to subroutine on condition true, relative	3B	3A	39	38					•			2	3	R	7,8	
		A	Branch to subroutine on condition true, absolute	3F	3E	3D	3C						•			3	3	B	7,8
	BSF	R	Branch to subroutine on condition false, relative	—	BA	B9	B8						•			2	3	R	7
		A	Branch to subroutine on condition false, absolute	—	BE	BD	BC						•			3	3	B	7
	BSN	R	Branch to subroutine on non-zero register, relative	7B	7A	79	78						•			2	3	R	7,8
		A	Branch to subroutine on non-zero register, absolute	7F	7E	7D	7C						•			3	3	B	7,8
	ZBSR		Zero branch to subroutine relative, unconditional	BB	—	—	—								2	3	ER	6	
	BSXA		Branch to subroutine, indexed, absolute unconditional	BF	—	—	—								3	3	EB	5,6	
	RET	C	Return from subroutine, conditional	17	16	15	14						•		1	3	Z	8	
		E	Return from subroutine and enable interrupt, conditional	37	36	35	34						•	•	1	3	Z	8	

**NOTES**

1. Condition code (CC1, CC0): 01 if positive, 00 if zero, 10 if negative.
2. Condition code (CC1, CC0): 01 if  $R0 > r$ , 00 if  $R0 = r$ , 10 if  $R0 < r$ .
3. Condition code (CC1, CC0): 01 if  $r > V$ , 00 if  $r = V$ , 10 if  $r < V$ .
4. Condition code (CC1, CC0): 00 if all selected bits are 1s, 10 if not all the selected bits are 1s.
5. Index register must be register 3 or 3'.
6. Requires two additional cycles if indirection is specified.
7. Requires two additional cycles if indirection is specified and branch is taken.
8. Specify CC = 11 for unconditional branch.
9. RS, WC and COM bits in PSW are also affected.
10. CC assumes number in register is a binary number.
11. 2650B, 2650B-1 only.
12. For 2650B, 2650B-1, execution requires one cycle.

Table 2 INSTRUCTION SET SUMMARY (Cont'd)


	MNE-MONIC	DESCRIPTION OF OPERATION	OP CODE R or CC				PSW BITS AFFECTED						FORMAT			NOTE		
			3	2	1	0	CC	IDC	C	OVF	SP	II	F	BYTES	CYCLES (Figure 2)			
INPUT/OUTPUT	WRD	Write data	F3	F2	F1	F0									1	2	Z	
	REDD	Read data	73	72	71	70	•								1	2	Z	1
	WRTC	Write control	B3	B2	B1	B0									1	2	Z	
	REDC	Read control	33	32	31	30	•								1	2	Z	1
	WRTE	Write extended	D7	D6	D5	D4									2	3	I	
	REDE	Read extended	57	56	55	54	•								2	3	I	1
MISC.	HALT	Halt, enter wait state	—	—	—	40								1	1	E		
	NOP	No operation	—	—	—	C0								1	2	E		
	TMI	Test under mask immediate	F7	F6	F5	F4	•							2	3	I	4	
PROGRAM STATUS	LPS	U	Load program status, upper	92							•	•	•	1	2	E	13	
		L	Load program status, lower	93				•	•	•	•				1	2	E	9
	SPS	U	Store program status, upper	12				•						1	2	E	1	
		L	Store program status, lower	13				•						1	2	E	1	
	LDPL	Load program status lower from memory	10				•	•	•	•				3	4	C	6,9,11	
	STPL	Store program status lower in memory	11											3	4	C	6,11	
	CPS	U	Clear program status, upper, masked	74								•	•	•	2	3	EI	13
		L	Clear program status, lower, masked	75				•	•	•	•				2	3	EI	9
	PPS	U	Preset program status, upper, masked	76								•	•	•	2	3	EI	13
		L	Preset program status, lower, masked	77				•	•	•	•				2	3	EI	9
TPS	U	Test program status, upper, masked	B4				•							2	3	EI	4	
	L	Test program status, lower, masked	B5				•							2	3	EI	4	

NOTES

1. Condition code (CC1, CC0): 01 if positive, 00 if zero, 10 if negative.
2. Condition code (CC1, CC0): 01 if RO > r, 00 if RO = r, 10 if RO < r.
3. Condition code (CC1, CC0): 01 if r > V, 00 if r = V, 10 if r < V.
4. Condition code (CC1, CC0): 00 if all selected bits are 1s, 10 if not all the selected bits are 1s.
5. Index register must be register 3 or 3'.
6. Requires two additional cycles if indirection is specified.
7. Requires two additional cycles if indirection is specified and branch is taken.
8. Specify CC = 11 for unconditional branch.
9. RS, WC and COM bits in PSW are also affected.
10. CC assumes number in register is a binary number.
11. 2650B, 2650B-1 only.
12. For 2650B, 2650B-1, execution requires one cycle.
13. For 2650, 2650B-1, UF1 and UF2 in PSU are also affected.

ADDRESSING MODES AND INSTRUCTION FORMATS

**SYMBOLS**  
 R - Register number  
 V - Value or condition  
 X - Index register number  
 I - Indirect bit



**\*INDEX CONTROL**  
 00 - Non-indexed  
 01 - Indexed with auto-increment  
 10 - Indexed with auto-decrement  
 11 - Indexed only

Figure 2

ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

PARAMETER		RATING
T <sub>A</sub>	Operating temperature	0°C to 70°C
T <sub>STG</sub>	Storage temperature	-65°C to +150°C
P <sub>D</sub>	Package power dissipation <sup>2</sup>	1.6W
	All input, output, and supply voltages with respect to GND <sup>3</sup>	-0.5V to +6V

DC ELECTRICAL CHARACTERISTICS T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = 5V ± 5%.

PARAMETER		TEST CONDITIONS	LIMITS			UNIT
			Min	Typ	Max	
I <sub>IL</sub>	Current Input load	V <sub>IN</sub> = 0 to 5.25V ADREN, DBUSEN = 2.2V V <sub>OUT</sub> = 4V ADREN, DBUSEN = 2.2V V <sub>OUT</sub> = 0.45V			10	μA
I <sub>LOH</sub>	Output high leakage				10	
I <sub>LOL</sub>	Output low leakage				10	
V <sub>IH</sub>	Voltage levels Input high		2.2		V <sub>CC</sub>	V
V <sub>IL</sub>	Input low		-0.5		0.8	
V <sub>OH</sub>	Output high	I <sub>OH</sub> = -100μA I <sub>OL</sub> = 1.6ma	2.4		0.45	
V <sub>OL</sub>	Output low		0			
I <sub>CC</sub>	Power supply current	V <sub>CC</sub> = 5.25V T <sub>A</sub> = 0°C			150	mA
C <sub>IN</sub>	Capacitance Input	V <sub>IN</sub> = 0V V <sub>OUT</sub> = 0V			10	pF
C <sub>OUT</sub>	Output				10	

## NOTES



- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operation sections of this specification is not implied.
- For operating at elevated temperatures the device must be derated based on +150°C maximum junction temperature and thermal resistance of 50°C/W junction to ambient (40 pin IW package).
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. However, it is suggested that conventional precautions be taken to avoid applying any voltages larger than the rated maxima.




AC CHARACTERISTICS  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 5\%$ 



PARAMETER		LIMITS		UNIT
		Min	Max	
$t_{AS}$	Address stable	50		ns
$t_{VDD}$	3-State enable delay time (2650A, A-1)		250	ns
$t_{VTD}$	3-State disable delay time (2650A, A-1)		150	ns
$t_{EBD}$	Enable to bus delay (2650B, B-1)		180	ns
$t_{EOD}$	Enable to OPREQ <sup>7</sup> (2650B, B-1)		230	ns
$t_{DS}$	Data out stable	50		ns
$t_{DIH}$	Data in hold	0		ns
$t_{DIA}$	Data in access time (2650A-1, B-1) (2650A, B)	$t_{CP} + t_{CL} - 200$ $t_{CP} + t_{CL} - 300$		ns
$t_{CH}$	Clock high phase (2650A-1, B-1) (2650A, B)	250 400		ns
$t_{CL}$	Clock low phase (2650A-1, B-1) (2650A, B)	250 400		ns
$t_{CP}$	Clock period (2650A-1, B-1) (2650A, B)	500 800		ns
$t_{PC}$	Processor cycle time <sup>6</sup> (2650A-1, B-1) (2650A, B)	1500 2400		ns
$t_{OR}$	OPREQ pulse width <sup>6</sup>	$t_{CP} + t_{CL} - 50$	$t_{CP} + t_{CL} + 75$	ns
$t_{COR}$	Clock to OPREQ time (2650A-1, B-1) (2650A, B)	50 50	200 300	ns
$t_{OAD}$	OPACK delay time (2650A-1, B-1) (2650A, B)		$t_{CP} - 250$ $t_{CP} - 350$	ns
$t_{OAH}$	OPACK hold time	$t_{CP}$		ns
$t_{CSS}$	Control signal stable	50		ns
$t_{WPD}$	Write pulse delay	$t_{CH} - 50$	$t_{CH} + 100$	ns
$t_{WPD}$	Write pulse width <sup>6</sup>	$t_{CL} - 50$	$t_{CL} + 75$	ns
$t_{IRH}$	INTREQ hold time	0		ns
$t_{PSE}$	Pause delay		$t_{CP}$	ns
$t_{RST}$	Reset width	$3t_{CP}$		
$t_{OCD}$	$t_0$ to CYLAST delay (2650B, B-1)		450	ns

## NOTES

- Input levels swing between 0.80 and 2.2 volts.
- Input signal transition times are 20ns.
- Timing reference level is 1.5 volts.
- Output load is  $-100\mu\text{A}$  at 100pF and 1 TTL load.
- Processor cycle time consists of three clock periods.
- These values assume that OPACK is returned in time to not cause the processor to idle. Otherwise, the specified maximum will increase by an integral number of clock cycles.
- $t_{EOD}$  is bounded by  $t_{EBD} + 10\text{ns} \leq t_{EOD} \leq t_{EBD} + 50\text{ns}$ .







CYCLE LAST TIMING  
(2650B, B-1 ONLY)




Figure 10

BUS ENABLE TIMING  
(2650B, B-1 ONLY)




Figure 11




electron Tube Data sheets

# Electronic components and materials

for professional, industrial  
and consumer uses

from the world-wide  
Philips Group of Companies



- Argentina:** FAPESA I.y.C., Av. Crovara 2550, Tablada, Prov. de BUENOS AIRES, Tel. 652-7438/7478.
- Australia:** PHILIPS INDUSTRIES HOLDINGS LTD., Elcoma Division, 67 Mars Road, LANE COVE, 2066, N.S.W., Tel. 427 08 88.
- Austria:** ÖSTERREICHISCHE PHILIPS BAUELEMENTE Industrie G.m.b.H., Triester Str. 64, A-1101 WIEN, Tel. 62 91 11.
- Belgium:** M.B.L.E., 80, rue des Deux Gares, B-1070 BRUXELLES, Tel. 523 00 00.
- Brazil:** IBRAPE, Caixa Postal 7383, Av. Brigadeiro Fari Alima, 1735 SAO PAULO, SP, Tel. (011) 211-2600.
- Canada:** PHILIPS ELECTRONICS LTD., Electron Devices Div., 601 Milner Ave., SCARBOROUGH, Ontario, M1B 1M8, Tel. 292-5161.
- Chile:** PHILIPS CHILENA S.A., Av. Santa Maria 0760, SANTIAGO, Tel. 39-40 01.
- Colombia:** SADAPE S.A., P.O. Box 9805, Calle 13, No. 51 + 39, BOGOTA D.E. 1., Tel. 600 600.
- Denmark:** MINIWATT A/S, Emdrupvej 115A, DK-2400 KØBENHAVN NV., Tel. (01) 69 16 22.
- Finland:** OY PHILIPS AB, Elcoma Division, Kaivokatu 8, SF-00100 HELSINKI 10, Tel. 1 72 71.
- France:** R.T.C. LA RADIOTECHNIQUE-COMPELEC, 130 Avenue Ledru Rollin, F-75540 PARIS 11, Tel. 355-44-99.
- Germany:** VALVO, UB Bauelemente der Philips G.m.b.H., Valvo Haus, Burchardstrasse 19, D-2 HAMBURG 1, Tel. (040) 3296-1.
- Greece:** PHILIPS S.A. HELLENIQUE, Elcoma Division, 52, Av. Syngrou, ATHENS, Tel. 915 311.
- Hong Kong:** PHILIPS HONG KONG LTD., Elcoma Div., 15/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG, Tel. NT 24 51 21.
- India:** PHILIPS INDIA LTD., Elcoma Div., Band Box House, 254-D, Dr. Annie Besant Rd., Prabhadevi, BOMBAY-25-DD, Tel. 457 311-5.
- Indonesia:** P.T. PHILIPS-RALIN ELECTRONICS, Elcoma Division, 'Timah' Building, Jl. Jen. Gatot Subroto, P.O. Box 220, JAKARTA, Tel. 44 163.
- Ireland:** PHILIPS ELECTRICAL (IRELAND) LTD., Newstead, Clonskeagh, DUBLIN 14, Tel. 69 33 55.
- Italy:** PHILIPS S.p.A., Sezione Elcoma, Piazza IV Novembre 3, I-20124 MILANO, Tel. 2-6994.
- Japan:** NIHON PHILIPS CORP., Shuwa Shinagawa Bldg., 26-33 Takanawa 3-chome, Minato-ku, TOKYO (108), Tel. 448-5611.  
(IC Products) SIGNETICS JAPAN, LTD., TOKYO, Tel. (03) 230-1521.
- Korea:** PHILIPS ELECTRONICS (KOREA) LTD., Elcoma Div., Philips House, 260-199 Itaewon-dong, Yongsan-ku, C.P.O. Box 3680, SEOUL, Tel. 794-4202.
- Malaysia:** PHILIPS MALAYSIA SDN. BERHAD, Lot 2, Jalan 222, Section 14, Petaling Jaya, P.O.B. 2163, KUALA LUMPUR, Selangor, Tel. 77 44 11.
- Mexico:** ELECTRONICA S.A. de C.V., Varsovia No. 36, MEXICO 6, D.F., Tel. 533-11-80.
- Netherlands:** PHILIPS NEDERLAND B.V., Afd. Elonco, Boschdijk 525, 5600 PD EINDHOVEN, Tel. (040) 79 33 33.
- New Zealand:** PHILIPS ELECTRICAL IND. LTD., Elcoma Division, 2 Wagener Place, St. Lukes, AUCKLAND, Tel. 867 119.
- Norway:** NORSK A/S PHILIPS, Electronica, Sørkedalsveien 6, OSLO 3, Tel. 46 38 90.
- Peru:** CADESA, Rocca de Vergallo 247, LIMA 17, Tel. 62 85 99.
- Philippines:** PHILIPS INDUSTRIAL DEV. INC., 2246 Pasong Tamo, P.O. Box 911, Makati Comm. Centre, MAKATI-RIZAL 3116, Tel. 86-89-51 to 59.
- Portugal:** PHILIPS PORTUGESA S.A.R.L., Av. Eng. Duhárte Pacheco 6, LISBOA 1, Tel. 68 31 21.
- Singapore:** PHILIPS PROJECT DEV. (Singapore) PTE LTD., Elcoma Div., P.O.B. 340, Toa Payoh CPO, Lorong 1, Toa Payoh, SINGAPORE 12, Tel. 53 88 11.
- South Africa:** EDAC (Pty.) Ltd., South Park Lane, New Doornfontein, JOHANNESBURG 2001, Tel. 24/6701.
- Spain:** COPRESA S.A., Balmes 22, BARCELONA 7, Tel. 301 63 12.
- Sweden:** A.B. ELCOMA, Lidingövägen 50, S-115 84 STOCKHOLM 27, Tel. 08/67 97 80.
- Switzerland:** PHILIPS A.G., Elcoma Dept., Allmendstrasse 140-142, CH-8027 ZÜRICH, Tel. 01/43 22 11.
- Taiwan:** PHILIPS TAIWAN LTD., 3rd Fl., San Min Building, 57-1, Chung Shan N. Rd, Section 2, P.O. Box 22978, TAIPEI, Tel. 5513101-5.
- Thailand:** PHILIPS ELECTRICAL CO. OF THAILAND LTD., 283 Silom Road, P.O. Box 961, BANGKOK, Tel. 233-6330-9.
- Turkey:** TÜRK PHILIPS TICARET A.S., EMET Department, Inonu Cad. No. 78-80, ISTANBUL, Tel. 43 59 10.
- United Kingdom:** MULLARD LTD., Mullard House, Torrington Place, LONDON WC1E 7HD, Tel. 01-580 6633.
- United States:** (Active devices & Materials) AMPEREX SALES CORP., Providence Pike, SLATERSVILLE, R.I. 02876, Tel. (401) 762-9000.  
(Passive devices) MEPCO/ELECTRA INC., Columbia Rd., MORRISTOWN, N.J. 07960, Tel. (201) 539-2000.  
(IC Products) SIGNETICS CORPORATION, 811 East Arques Avenue, SUNNYVALE, California 94086, Tel. (408) 739-7700.
- Uruguay:** LUZILECTRON S.A., Rondeau 1567, piso 5, MONTEVIDEO, Tel. 9 43 21.
- Venezuela:** IND. VENEZOLANAS PHILIPS S.A., Elcoma Dept., A. Ppal de los Ruices, Edif. Centro Colgate, CARACAS, Tel. 36 05 11.

A12

© 1979 N.V. Philips' Gloeilampenfabrieken

This information is furnished for guidance, and with no guarantees as to its accuracy or completeness; its publication conveys no licence under any patent or other right, nor does the publisher assume liability for any consequence of its use; specifications and availability of goods mentioned in it are subject to change without notice; it is not to be reproduced in any way, in whole or in part, without the written consent of the publisher.